In this paper, a novel trench power MOSFET using a Separate-W-gated technique MOSFET (SWFET) is proposed. Because the SWFET has a very low QGD compared to other forms of technology, it can be applied to high-speed power systems. The results found that the SWFET-applied QGD was decreased by 40% when compared to simply using the more conventional trench gate MOSFET. CISS (input capacitance : CGS+CGD), COSS (output capacitance : CGD+CDS) and CRSS (reverse recovery capacitance : CGD) were improved by 24%, 40%, and 50%, respectively. The switching characteristics of the inverter circuit shows a 24.9% enhancement of reverse recovery time, and the power efficiency of the DC-DC buck converter increased by 14.2%. In addition, the proposed SWFET does not require additional process steps and There was no degradation in the electrical performance of the current-voltage and on-resistance.
to the on-resistance. However, it is difficult to reduce conduction loss since the decrease in on-resistance of silicon devices reaches a limit.
The switching loss is determined by the gate charge (QG)
[4]- [6] . Therefore, decreasing the charge of a gate region is an effective way to reduce the switching loss in a power MOSFET.
The W-gated MOSFET is an example of a method which reduces the QG [7] - [8] . The W-gated
111
(111) MOSFET can easily make a thick bottom oxide region by using a LOCOS process. The thick gate bottom oxide decreases the switching loss due to its low QGD [10] - [11] . Fig. 1(a) shows the conventional trench gate MOSFET, and Fig. 1(b) shows the proposed SWFET. The SWFET reduces the region which overlaps the gate-drain region and the QGD by forming a thick gate bottom oxide [10] - [11] .
Consequently, the SWFET achieves low power loss parameter was optimized in a previous study [12] . When designing a circuit, switching speed is expected to be improved. Therefore, the inverter circuit is designed to confirm the switching characteristics. Fig. 8(a) shows a simple inverter circuit. The SW and trench gate MOSFET are located on the transistor in Fig. 8(a) , and each switching delay is verified by the simulation. In. 
